vhdl generate related

P

pavithrashinde

how do i give a component portmap statement inside a generate
statement?
i need to instantiate a component n no. of times
the label is in the syntax so how i add that in the code?
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,755
Messages
2,569,536
Members
45,009
Latest member
GidgetGamb

Latest Threads

Top