vhdl generate related

Discussion in 'VHDL' started by pavithrashinde@gmail.com, Jun 14, 2006.

  1. Guest

    how do i give a component portmap statement inside a generate
    statement?
    i need to instantiate a component n no. of times
    the label is in the syntax so how i add that in the code?
     
    , Jun 14, 2006
    #1
    1. Advertisements

  2. Mike Treseler, Jun 14, 2006
    #2
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. boku
    Replies:
    2
    Views:
    21,607
    David R Brooks
    Apr 28, 2005
  2. Weng Tianxiang
    Replies:
    5
    Views:
    1,607
    Christophe
    Feb 16, 2006
  3. Maxwell Hammer
    Replies:
    7
    Views:
    846
    Peter Hansen
    Jun 18, 2005
  4. LRCR
    Replies:
    3
    Views:
    10,924
  5. Replies:
    3
    Views:
    592
    red floyd
    Apr 7, 2006
  6. afd
    Replies:
    1
    Views:
    10,149
    Colin Paul Gloster
    Mar 23, 2007
  7. pravin.vhdl
    Replies:
    0
    Views:
    2,462
    pravin.vhdl
    Aug 14, 2009
  8. Harlan Messinger
    Replies:
    2
    Views:
    2,720
    John Bell
    Mar 28, 2010
Loading...