vhdl hexa assignation

Discussion in 'VHDL' started by Julien Lochen, Dec 5, 2008.

  1. Hello,

    I have a very very basic problem with the cadence VHDL compiler


    signal test : std_logic_vector(3 downto 0);
    ....
    test_jl_3 <= "1010"; => OK

    test_jl_3 <= x"A"; => gives expecting an expression of type
    STD_LOGIC_VECTOR 87[8.3] 93[8.4]

    why ?

    thanks

    julien
    Julien Lochen, Dec 5, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. PC
    Replies:
    2
    Views:
    3,917
    Marc Guardiani
    Nov 12, 2003
  2. miko

    convert euc-kr to hexa

    miko, Sep 21, 2003, in forum: Java
    Replies:
    1
    Views:
    425
    Roedy Green
    Sep 21, 2003
  3. Denis Pithon
    Replies:
    10
    Views:
    649
  4. =?ISO-8859-1?Q?Xavier_D=E9coret?=

    Controlling assignation

    =?ISO-8859-1?Q?Xavier_D=E9coret?=, Jun 13, 2005, in forum: Python
    Replies:
    14
    Views:
    494
    Bengt Richter
    Jun 26, 2005
  5. nico Itkin

    double assignation in a hash

    nico Itkin, Jun 5, 2008, in forum: Ruby
    Replies:
    6
    Views:
    133
    Jesús Gabriel y Galán
    Jun 9, 2008
Loading...

Share This Page