VHDL model procesora RISC(DLX)

  • Thread starter =?ISO-8859-2?Q?Pawe=B3_Miernik?=
  • Start date
?

=?ISO-8859-2?Q?Pawe=B3_Miernik?=

Witam.
Potrzebuje materia³y dotycz±ce architektury RISC(DLX)
oraz implementacji tej architektury w jêzyku VHDL.
Pozdrawiam
PM
 
E

Eric DELAGE

I guess that you'll have more success if you write in English.
Are you looking for a VHDL implementation of DLX?

Eric
 
Z

Ziggy

Eric said:
I guess that you'll have more success if you write in English.
Are you looking for a VHDL implementation of DLX?

Eric
While we have no idea what he asked so i may not be OT.. i was wondering
if anyone around here has done much with DLX.

Im planning on getting back in to digital logic, and starting with
FPGAs, so was looking for something i can get my head around until i get
back into the swing of things, and DLX seemed to fit the bill. Just got
the 'big book' in the mail yesterday.

Perhaps couple it with some other prebuilt open cores like VGA,
ethernet, usb, etc..

The fact it can run a real OS is also a plus.. the last time i did this
( late 70's ) had to write my own OS and language too.. back then the
extra work was fun.. today.. i donno ).
 
E

Eric DELAGE

Hi

Does someone know where I could find the DLX specification? which s/w
dev tools exists? which rtos were ported to a DLX processor?

Eric
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,480
Members
44,900
Latest member
Nell636132

Latest Threads

Top