- Joined
- Oct 19, 2006
- Messages
- 8
- Reaction score
- 0
Hallo,
I have a problem in understanding the synthsis of VHDL between if and case statement, and when the synthesis use Flip-Flop or latch?
regards,
ahmad
I have a problem in understanding the synthsis of VHDL between if and case statement, and when the synthesis use Flip-Flop or latch?
regards,
ahmad