Hi! I have a problem with the testbench of my design. I am able to see the clock, reset, and data_in signals in the ISE shedule (time scale). But the output signals are undefined. I don't know why it happens. the simulation time is long enough for the design latency has no effect on this problem of output signal and the reset signal is zero.
Can anyone help me?
The design code is:
The testbench is:
Thanks!
Titan
Can anyone help me?
The design code is:
PHP:
library IEEE;
use IEEE.std_logic_1164.all;
use work.conv_pkg.all;
entity fft_1817_reset_ise_cw is
port (
ce: in std_logic := '1';
clk: in std_logic; -- clock period = 6.0 ns (166.66666666666666 Mhz)
gateway_in: in std_logic_vector(17 downto 0);
gateway_in1: in std_logic_vector(17 downto 0);
gateway_in10: in std_logic;
gateway_in2: in std_logic_vector(14 downto 0);
gateway_in7: in std_logic;
gateway_in8: in std_logic;
gateway_in9: in std_logic;
gateway_out1: out std_logic_vector(17 downto 0);
gateway_out2: out std_logic_vector(17 downto 0)
);
end fft_1817_reset_ise_cw;
architecture structural of fft_1817_reset_ise_cw
The testbench is:
PHP:
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
USE ieee.std_logic_textio.all;
USE std.textio.ALL;
ENTITY testbenchfft IS
END testbenchfft;
ARCHITECTURE stimulus OF testbenchfft IS
-- Component Declaration
COMPONENT fft_1817_reset_isev3_cw
PORT(
Clk : IN std_logic;
Data_in_re : IN std_logic_vector(17 downto 0);
Data_in_im : IN std_logic_vector(17 downto 0);
Reset_1 : IN std_logic;
N : IN std_logic_vector(14 downto 0);
Reset_2 : IN std_logic;
Reset_3 : IN std_logic;
Reset_4 : IN std_logic;
Data_out_re : OUT std_logic_vector(17 downto 0);
Data_out_im : OUT std_logic_vector(17 downto 0)
);
END COMPONENT;
.
.
.
SIGNAL Clk : std_logic;
SIGNAL N : std_logic_vector(14 downto 0);
SIGNAL Reset_1, Reset_2, Reset_3, Reset_4: std_logic;
SIGNAL Data_in_re, Data_in_im : std_logic_vector(17 downto 0);
SIGNAL Data_out_re, Data_out_im : std_logic_vector(17 downto 0);
SIGNAL done: std_ulogic := '0';
constant PERIOD: time := 6 ns;
BEGIN
-- Component Instantiation
uut: fft_1817_reset_isev3_cw PORT MAP(Clk => Clk, Data_in_re => Data_in_re, Data_in_im => Data_in_im, Reset_1 => Reset_1,
N => N, Reset_2 => Reset_2, Reset_3 => Reset_3, Reset_4 => Reset_4,
Data_out_re => Data_out_re, Data_out_im => Data_out_im);
Thanks!
Titan