VHDL to Verilog Converter

T

terabits

Hi

If anyone has vhdl2verilog converter script please post it to me. or
please let me know what is wrong with the below code.
i have one but it is showing some syntax erros at , but simulator did
not show any error.

entity mst_wrap is
generic (
--synopsys translate_off
dump_file: in string:= "mst_wrap.log"; // syntax error it is showing
???? i dont know vhdl.
dump_type: in integer:= dump_no;
--synopsys translate_on
ahb_max_addr: in integer:= 4;
entity ahb_slave_wait is
generic (
num_slv: in integer range 0 to 15:= 1; // syntax error here also.

fifohempty_level: in integer:= 2;
fifohfull_level: in integer:= 5;
fifo_length: in integer:= 8);

entity ahb_master is
generic (
fifohempty_level: in integer:= 2; // here also syntax error syntax
error, unexpected IN, expecting BIT or BITVECT or NAME at "in"
fifohfull_level: in integer:= 6;
fifo_length: in integer:= 8);


regards
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,733
Messages
2,569,440
Members
44,832
Latest member
GlennSmall

Latest Threads

Top