what design changes are required for speed improvement

Discussion in 'VHDL' started by kiranec2004, Jul 10, 2008.

  1. kiranec2004

    kiranec2004

    Joined:
    Jul 10, 2008
    Messages:
    1
    Hi all,

    I have a desing long back done and now i want it to work for one half more the frequency what it was working before so what i have to do??

    The coding is done in VHDL and if i select a different FPGA is it ok or any design changes i have to make.

    Thanks in advance
    KSR
    kiranec2004, Jul 10, 2008
    #1
    1. Advertising

  2. kiranec2004

    jeppe

    Joined:
    Mar 10, 2008
    Messages:
    348
    Location:
    Denmark
    Well - it depends mostly on which tools / ISE your using for the design.

    1) You could try to optimize your design by making smart VHDL kode but in the end will the result depend at the synthesize tool

    2) Check the settings of your ISE - choose optimize for speed.

    3) Set up user-constrains for the timing
    (this could be hard to do and give you a loooong excecution time as well)

    your welcome
    Jeppe
    jeppe, Jul 10, 2008
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Ham

    I need speed Mr .Net....speed

    Ham, Oct 28, 2004, in forum: ASP .Net
    Replies:
    6
    Views:
    2,338
    Antony Baula
    Oct 29, 2004
  2. efiedler
    Replies:
    1
    Views:
    2,033
    Tim Ward
    Oct 9, 2003
  3. zheenma@yahoo.com

    Speed up you typing speed more than 100 wpm

    zheenma@yahoo.com, Apr 28, 2004, in forum: C++
    Replies:
    2
    Views:
    2,288
    Howard
    Apr 28, 2004
  4. aaragon
    Replies:
    0
    Views:
    282
    aaragon
    Sep 19, 2006
  5. piyu
    Replies:
    1
    Views:
    307
    John B. Matthews
    Dec 12, 2008
Loading...

Share This Page