What does + synthesize to?

Discussion in 'VHDL' started by Kload, Sep 1, 2003.

  1. Kload

    Kload Guest

    Hi all,

    Lets assume I'm using a Xilinx Virtex device and I have a VHDL design
    that includes the following

    a<=b+c;

    Will the design tools (I happen to be using Foundation 2.1i) infer a
    "simple" adder or will the tools automatically infer an adder that uses
    the dedicated carry look ahead logic?? Will that logic be placed
    appropriately (i.e. like the ACC and ADD standard components that use
    the RLOC constraint)?

    Thanks for your help.
     
    Kload, Sep 1, 2003
    #1
    1. Advertisements

  2. Hi Kload!


    > Lets assume I'm using a Xilinx Virtex device and I have a VHDL design
    > that includes the following
    >
    > a<=b+c;
    >
    > Will the design tools (I happen to be using Foundation 2.1i) infer a
    > "simple" adder or will the tools automatically infer an adder that uses
    > the dedicated carry look ahead logic??


    With no synthesis costraints: carry-ribble-adder, because it's the smallest.

    With speed-constraints: Depending on the synthesis tool and target
    library. Often Carry-Lookahead.

    With something like "synthesis pragmas" (supported by Synopsys) you can
    manually choose the type of adder.



    Ralf
     
    Ralf Hildebrandt, Sep 1, 2003
    #2
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. MM
    Replies:
    16
    Views:
    1,056
  2. Replies:
    4
    Views:
    1,235
    David Bishop
    Jun 16, 2005
  3. Colin Paul Gloster

    Re: infinite synthesize time

    Colin Paul Gloster, Feb 14, 2006, in forum: VHDL
    Replies:
    4
    Views:
    992
    Mike Treseler
    Feb 23, 2006
  4. Replies:
    1
    Views:
    1,034
    MariuszK
    Sep 11, 2006
  5. nncore
    Replies:
    1
    Views:
    823
    nncore
    Sep 4, 2006
  6. Replies:
    13
    Views:
    3,292
  7. Anon Anon
    Replies:
    3
    Views:
    524
    Ahmed Samieh
    Mar 22, 2007
  8. vbehravan

    fast synthesize

    vbehravan, Apr 30, 2007, in forum: VHDL
    Replies:
    0
    Views:
    523
    vbehravan
    Apr 30, 2007
Loading...