Xilinx Synthesis Problem

Discussion in 'VHDL' started by venkatrav, Feb 4, 2009.

  1. venkatrav

    venkatrav

    Joined:
    Feb 4, 2009
    Messages:
    2
    Hi,

    I am trying to implement a certain HASH algorithm in VHDL.

    The functional simulation is fine, but am facing some problems with Timing Simulation.

    I tried to synthesize the code in Xilinx, and I got the following timing report

    ###################################################
    Timing Summary:
    ---------------
    Speed Grade: -4

    Minimum period: 15.998ns (Maximum Frequency: 62.506MHz)
    Minimum input arrival time before clock: 6.403ns
    Maximum output required time after clock: 4.310ns
    Maximum combinational path delay: No path found

    Timing Detail:
    --------------
    All values displayed in nanoseconds (ns)

    =========================================================================
    Timing constraint: Default period analysis for Clock 'clk'
    Clock period: 15.998ns (frequency: 62.506MHz)
    Total number of paths / destination ports: 13093271 / 3674
    -------------------------------------------------------------------------
    Delay: 15.998ns (Levels of Logic = 19)
    Source: ctr_hadd1_0_1 (FF)
    Destination: u_0_7 (FF)
    Source Clock: clk rising
    Destination Clock: clk rising

    ###################################################


    I have adders, XOR and AND gates in my design.....but it still says it did not find a combinational path.

    can this happen when synthesizing VHDL??? Please reply. If not what might be the possible reason for this??? and How can I solve it???

    I am a beginner and have a little knowledge abt VHDL.

    thanks,
    Rav.
     
    venkatrav, Feb 4, 2009
    #1
    1. Advertising

  2. venkatrav

    JohnDuq

    Joined:
    Dec 9, 2008
    Messages:
    88
    I believe that means that you have a clocking violation, and your output signal will arrive after your input signal has latched. You need to delay your input until the next clock cycle so the output will be ready.
     
    JohnDuq, Feb 6, 2009
    #2
    1. Advertising

  3. venkatrav

    venkatrav

    Joined:
    Feb 4, 2009
    Messages:
    2
    I found out that Maximum Combinational Path delay indicates the pad to pad delay iff there is a combinational path from Input to Output pins. Therefore, my design contains no such path which is a requirement......thanks...
     
    venkatrav, Feb 12, 2009
    #3
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Pedro Claro

    Re: Two questions(XiLinx synthesis)

    Pedro Claro, Aug 1, 2003, in forum: VHDL
    Replies:
    3
    Views:
    4,348
    Mike Treseler
    Aug 3, 2003
  2. S Gupta
    Replies:
    0
    Views:
    1,134
    S Gupta
    Jan 13, 2004
  3. Christian Gelinek

    Xilinx synthesis problem

    Christian Gelinek, Apr 21, 2005, in forum: VHDL
    Replies:
    3
    Views:
    1,295
    sandeepv
    Aug 22, 2006
  4. M. Norton
    Replies:
    5
    Views:
    2,756
    Andy Peters
    May 31, 2005
  5. fpgaengineer
    Replies:
    7
    Views:
    3,764
    Mike Treseler
    Mar 12, 2007
Loading...

Share This Page