Converting synthesized VHDL/Verilog to spice netlist

N

Noohul Ali

Dear All,
I'm trying to get Spice netlist file from Verilog/VHDL. After I
synthesized the vhdl file using Synplify, what tools available that
can help me to get the spice netlist. I need the interconnect
information incorporated in the spice netlist. Any help will be very
useful
Thanks,
ali
 
N

Neo

I think a backend layout tool would be able to do it. at least verilog
to spice conversion is done by mentor tool.
 
N

Neo

I think a backend layout tool would be able to do it. at least verilog
to spice is done by mentors tool.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,733
Messages
2,569,440
Members
44,832
Latest member
GlennSmall

Latest Threads

Top