Ddr Sdram

[Peyya]

Hi all,
plz help with the vhdl code for DDR SDRAM.. is it enough if read n write fetch cyclesr implemented to cmplete a project..

Thanks in advance..
Regards,
Usha