DSP simulations

Discussion in 'VHDL' started by Willem Oosthuizen, Jun 25, 2003.

  1. Hi,

    It have coded a block that pops out a value Q of type std_logic_vector(n
    downto 0). This value is a function of N, also of type std_logic_vector(m
    downto 0) The type of function the block calculates is something like Q =
    INT(k x SIN(w x N)+y)

    In my test vectors I would like be able to write something like

    assert (conv_real(Q) - ( k x SIN(w x conv_real(N))+y ) < 3.0)
    report "Failure. Bad result"
    severity failure;

    My Question: Is there functions like conv_real, and SIN ? How do i do it?

    Willem Oosthuizen, Jun 25, 2003
    1. Advertisements

  2. Willem Oosthuizen

    FE Guest

    for simulation purpose only and if it supported by your simulator, you can
    use the IEEE Std 1076.2-1996 library,

    library ieee;
    use ieee.math_real.all;

    function sin is in library ieee.math_real
    function conv_real (std_logic_vector to real) doesn't exist so you must
    write something like real(to_integer(signed(Q))) or

    to see a draft source of ieee.math_real, do a google search on mathpack.vhd

    FE, Jun 25, 2003
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.