Getting up-to-date libraries for timing simulation

Discussion in 'VHDL' started by valentin tihomirov, Jan 1, 2004.

  1. I have compiled a design with XSE 6.1i. It produced post-synthesis/fitting
    VHDL model. ActiveHDL 6.1 simulator fails compilation with *Unknown
    identifier "X_ROC"* error. X_ROC is the only primitive that cannot be found
    in the SIMPRIM library provided with ActiveHDL. What is the standard
    procedure of getting up-to-date libraries: asking library sources from
    Xilinx or precompiled .lib file from Aldec? Simulator vendors somehow
    optimize pre-compiled libraries.
     
    valentin tihomirov, Jan 1, 2004
    #1
    1. Advertisements

  2. Consider writing your own vhdl code and
    siming it before synthesis.

    -- Mike Treseler
     
    Mike Treseler, Jan 5, 2004
    #2
    1. Advertisements

  3. Excuse me, what does this mean? BTW, I have resolved the problem by
    downloading last version (6.2) of SW from Aldec.
     
    valentin tihomirov, Jan 5, 2004
    #3
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.