Hi, trying to transition from verilog RTL design, in that language I could create a bus that was a mixture of constants and variables as follows, how can I do this in VHDL?
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.