I need help for RAM coding In verilog

Discussion in 'VHDL' started by apssingh, Jan 11, 2006.

  1. apssingh

    apssingh Guest

    I wand document and and idea for ram coding and verification with
    timing cycles included.
    plz send it in verilog.
     
    apssingh, Jan 11, 2006
    #1
    1. Advertisements

  2. apssingh

    Ajeetha Guest

    Hi,
    Why not ask for that in comp.lang.verilog then? Also, a simple RAM
    will be:

    reg [31:0] ram [7:0];

    Timing etc. - why not refer to a standard data sheet?

    Ajeetha
    www.noveldv.com
     
    Ajeetha, Jan 11, 2006
    #2
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.