interfacing verilog and vhdl

Discussion in 'VHDL' started by cka, Aug 27, 2004.

  1. cka

    cka Guest

    hi,
    i have code written in verilog and want to download it onto an FPGA.
    the top level file with the port assignments is in VHDL. how can the
    keyword foreign in vhdl be used to instantiate the verilog module in
    vhdl?
    can somebody give me an example on how to do this?
    thank you.
    cka.
     
    cka, Aug 27, 2004
    #1
    1. Advertisements

  2. Hello:

    It depends the simulator you are using. But in most of them they provide a
    binary to generate a VHDL wrapper for the verilog module you can
    instantiate into your VHDL code. Then you compile all and works.

    Regards

    Javier Castillo


    www.opensocdesign.com


    (cka) wrote in @posting.google.com:
     
    Javier Castillo, Aug 27, 2004
    #2
    1. Advertisements

  3. cka

    pablo aimar Guest

    Hi
    just instantiate like this
    ==========================

    processor: kcpsm3
    port map( address => address,
    instruction => instruction,
    port_id => port_id,
    write_strobe => write_strobe,
    out_port => out_port,
    read_strobe => read_strobe,
    in_port => in_port,
    interrupt => interrupt,
    interrupt_ack => interrupt_ack,
    reset => '0',
    clk => clk);

    where kcpsm3 is a verilog module.
    ============================

    -rao
     
    pablo aimar, Sep 11, 2004
    #3
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.