Is there a way to implement a true 5 r 3 w register file in altera's stratix fpga chip

Discussion in 'VHDL' started by pandora, Apr 14, 2004.

  1. pandora

    pandora Guest

    HI:
    I want to implement a 5 r 3 w register file in an fpga chip. is there a
    way to get a true 5 r 3 w ports register file?
     
    pandora, Apr 14, 2004
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. lsha
    Replies:
    0
    Views:
    1,559
  2. underground
    Replies:
    5
    Views:
    4,705
    underground
    Jul 22, 2004
  3. Michele Bergo

    EPP interface using Altera FPGA

    Michele Bergo, Nov 5, 2004, in forum: VHDL
    Replies:
    4
    Views:
    1,288
    Mike Treseler
    Nov 26, 2004
  4. Sander Zuidema

    Bazix introduce One Chip FPGA computer

    Sander Zuidema, Jul 11, 2005, in forum: VHDL
    Replies:
    3
    Views:
    798
    valentin tihomirov
    Jul 16, 2005
  5. Replies:
    2
    Views:
    673
    Petter Gustad
    Aug 13, 2007
  6. Weng Tianxiang
    Replies:
    2
    Views:
    777
    Weng Tianxiang
    Sep 11, 2007
  7. chaitu
    Replies:
    1
    Views:
    1,063
  8. bdb112
    Replies:
    45
    Views:
    2,056
    jazbees
    Apr 29, 2009
Loading...