post PAR simulation with Xilinx Project Navigator: how?

R

ra

Hi,
I'm using Xilinx ISE 6.2, and I've a small VHDL project that went
through PAR. I want to simulate the post PAR model, but I'm not sure how
to. From the Project Navigator, I did generate the post PAR simulation
model, which apparently is a vhd file containing the top level entity I
designed. How do I apply the original testbench to this entity? If I try
to add the new vhd file to the project I get an error, because an entity
with the same name already exists. Must be simple, but I don't
understand what the procedure is....


thanks,
ra
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,484
Members
44,904
Latest member
HealthyVisionsCBDPrice

Latest Threads

Top