Problem with clock

[aimendj]

Hello,

I'm working VHDL project. the problem is that the FPGA Frequency is not sufficient (Delay problem) so the solution is either:
-3 Prallel instrunction for each clock edge ==> complexity*3
-divide the clock by 3 ==> same complexity.

i think that the second solution is better but the problem is this suitable for the FPGA and is there any limit when dividing the clock?

Thanks for Help,
Aymen
ODCOM Technologies