Schematic Problem

P

Purnank

What is the best available tool for Schemetic editing of VHDL.

My actual planning is to interconnect the blocks(Entitities) Togather.
and generate a good Graphical interpretation to have my logic easily
understandable by my fellow friends.

I am not interested in visualising schmatic of Logic gates within the
Entity. But the interconnects between different entities.

I structured my project in very small entitities, and today i am
finding it diffucult to explain the interconnects to friends. I hope
if i get proper tool it would be easy to expalin the project details.
 
J

jussi l

Atleast Mentor's Renoir used to do the job, but I guess there are many alike
around these days. Many simulation programs (Aldec's active-HDL for one) has
a block editor included...

regrads,
juza
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,483
Members
44,901
Latest member
Noble71S45

Latest Threads

Top