Sting Signal into Vcd file

L

littlefrog

Joined
Oct 17, 2012
Messages
2
Reaction score
0
Hi
I'm dumping signal which are declared as string, but i can't find these signals in the dump file.
Can anyone tell me why this happens and how to over this.

Thanks
Paolo
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

Outputting signal values to terminal Within Character Array 0
A python grepper script to split / select / filter VCD signals 0
Dumping real signals in VCD 8
HLL VHDL & VCD 4
VCD format with Modelsim 3
vcd file generation in ncverilog tool 0
multiple individual bidirectional signal concatenated into 1bidirectional bus 1
Testbench\Package Signal Visibility 5

Staff online

Members online

Total: 107 (members: 1, guests: 106)
Robots: 336

Forum statistics

Threads
473,767
Messages
2,569,571
Members
45,045
Latest member
DRCM

Latest Threads

Top