synthesis using the synopsys-Design Vision

  • Thread starter Kakkar Vipan \(AI AP D PD VI 4\)
  • Start date
K

Kakkar Vipan \(AI AP D PD VI 4\)

Helllo,

I am trying to synthesize a VHDL design using the Design-Vision. The
detailed problem description is the following:

I have used the attribute "synopsys infer_mux" so that the tool infers a mux
for a CASE statement. But, after executing a
synthesis-run, the tool doesn't infers a MUX. We are using the following
commands:

set hdlin_infer_mux all
set compile_create_mux_op_hierarchy true


I would appreciate any help in this.


Regards
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,484
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top