System Verilog

Discussion in 'VHDL' started by nivparsons, Mar 14, 2013.

  1. nivparsons

    nivparsons Guest

    I'm just starting to use SV Assertions with my VHDL code in Questa.
    Is there a group that supports this kind of thing? TheSystem Verilog group I found seems unused?

    Regards, Niv.
     
    nivparsons, Mar 14, 2013
    #1
    1. Advertisements

  2. nivparsons

    HT-Lab Guest

    I would try the Verification Guild:

    http://verificationguild.com/

    Hans
    www.ht-lab.com
     
    HT-Lab, Mar 15, 2013
    #2
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.