Verification by Non-HDL(C++/Java)??

Discussion in 'VHDL' started by Davy, May 10, 2006.

  1. Davy

    Davy Guest

    Hi all,

    I found that some verification procedure using Non-HDL such as

    But how these Non-HDL language generate edge stimulus? Can Non-HDL also
    generate @posedage???

    Is there any basic idea behind it?

    Best regards,
    Davy, May 10, 2006
    1. Advertisements

  2. Davy

    naren Guest

    Hi Davy,
    They do it through an interface called VHPI (for VHDL) or PLI (for
    verilog). A quick googling should give you decent links.
    You could also write t/b's in perl / python
    naren, May 10, 2006
    1. Advertisements

  3. Davy

    Hans Guest

    and you might also want to look at SystemC which, IMHO, is easier to
    interface to Verilog/VHDL.

    Hans, May 10, 2006
  4. Srinivasan Venkataramanan, May 11, 2006
  5. Davy

    mmintz Guest

    Hi Davy,

    I am the creator to teal. Let me know if I can help in any way.

    I am also real close to releasing a verification framework in C++.

    Take Care,
    mmintz, May 11, 2006
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.