Verilog Task Call with VHDL TestBench

M

masini

Hello,

anyone know how I could call a verilog task through a VHDL Testbench?
I have a protected Verilog modul with an VHDL interface. I have built a
Tesbench in VHDL. But now I need also to call the task in the protected
Verilog.
I think in Verilog Testbench would do it so:
<instance_name>.task_name;

And in VHDL???

Thank you very much.

Masini
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

MAX6675 VHDL 0
vhdl & verilog simulation 4
How to instantiate a verilog block inside a VHDL entity? 4
problem mixing vhdl and verilog using tristate 1
Common Testbench for both VHDL/Verilog designs 0
verilog, rtl, simulation 0
How to give one clock cycle in VHDL testbench? 5
Vhdl instantiating verilog with parameter 0

Members online

No members online now.
Total: 28 (members: 1, guests: 27)
Robots: 242

Forum statistics

Threads
473,756
Messages
2,569,535
Members
45,008
Latest member
obedient dusk

Latest Threads

Top