VHDL RTL description

Discussion in 'VHDL' started by Zyd, Apr 14, 2004.

  1. Zyd

    Zyd Guest

    Hi,

    I am new to this HDL, need some explaination on RTL description. What
    is the relation/difference between RTL with
    behaviour/structural/dataflow description. I am going to write VHDL to
    design MBIST controller that occupy low area overhead and fast
    performance. Please give me some advice/ reference regarding this.

    Thanks,
    Zyd
     
    Zyd, Apr 14, 2004
    #1
    1. Advertisements

  2. Zyd

    H. Li Guest

    MBIST? you mean Memory BIST?
     
    H. Li, Apr 14, 2004
    #2
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.