Discussion in 'VHDL' started by Leow Yuan Yeow, Feb 8, 2006.

  1. Hi, may I know whether there is any program that is able to convert a vhdl
    file to a .edf file? I am unable to find such options in the Xilinx ISE

    Leow Yuan Yeow, Feb 8, 2006
    1. Advertisements

  2. I have tried using the Xilinx ngc2edif convertor but when I tried to
    generate a bit file from the edf file its says:

    ERROR:NgdBuild:766 - The EDIF netlist 'synthetic2.edf' was created by the
    NGC2EDIF program and is not a valid input netlist. Note that this EDIF
    netlist is intended for communicating timing information to third-party
    synthesis tools. Specifically, no user modifications to the contents of
    file will effect the final implementation of the design.
    ERROR:NgdBuild:276 - edif2ngd exited with errors (return code 1).
    ERROR:NgdBuild:28 - Top-level input design file "synthetic2.edf" cannot be
    or created. Please make sure the source file exists and is of a
    netlist format (e.g., ngo, ngc, edif, edn, or edf).
    Leow Yuan Yeow, Feb 8, 2006
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.