Discussion in 'VHDL' started by =?ISO-8859-1?Q?Stein_Kj=F8lstad?=, Jul 22, 2003.

  1. Does there exists a software tool that parses a VHDL design project
    and generates a graphical view of the entity hierarchy? For
    documentation purposes. It should preferably be presented in a tree


    Stein Kjolstad
    =?ISO-8859-1?Q?Stein_Kj=F8lstad?=, Jul 22, 2003
    1. Advertisements

  2. ChipVault, http://chipvault.sourceforge.net/ , will do it although you
    might find the interface is a bit "klunky".
    Tim Hubberstey, Jul 22, 2003
    1. Advertisements

  3. =?ISO-8859-1?Q?Stein_Kj=F8lstad?=

    Amontec Team Guest

    HDS designer will do this work greatly (The result is a little bit
    depending on how is written the VHDL). Works well!

    If you want to see a result, let me know. If you send me your VHDL, I
    can do a graphical view of you VHDL in the minute.

    And the result can be edited in your favorite HTML browser!

    Amontec Team, Jul 28, 2003
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.