?
=?ISO-8859-1?Q?Stein_Kj=F8lstad?=
Does there exists a software tool that parses a VHDL design project
and generates a graphical view of the entity hierarchy? For
documentation purposes. It should preferably be presented in a tree
structure.
Thanks,
Stein Kjolstad
and generates a graphical view of the entity hierarchy? For
documentation purposes. It should preferably be presented in a tree
structure.
Thanks,
Stein Kjolstad