Which version of VHDL supports delimited comments.

F

fl

Hi,
I am new to VHDL. The book "The designer's guide to VHDL", 3rd ed.
says:

VHDL-87, -93 and -2002
These versions of VHDL only allow single-line comments, not delimited
comments.

I am very curious which version VHDL allows delimited comments.


Thanks a lot.
 
M

Mike Treseler

fl said:
I am very curious which version VHDL allows delimited comments.

None, but many editors will
comment or uncomment a region.

-- Mike Treseler
 
H

HT-Lab

fl said:
Hi,
I am new to VHDL. The book "The designer's guide to VHDL", 3rd ed.
says:

VHDL-87, -93 and -2002
These versions of VHDL only allow single-line comments, not delimited
comments.

I am very curious which version VHDL allows delimited comments.

It is supported in VHDL2006/7/8/9 or whatever it will be called. Currently
only Aldec supports part of this new standard.

It is the same as in C/C++, that is, /* ... */

Hans
www.ht-lab.com
 
T

Tim McBrayer

Brian said:
I seriously hope not. I would far rather it was the same as in Modula-2
etc.

The draft standard for VHDL-2008 does support delimited comments in the
C/C++ style. It does not support nested delimited comments.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,480
Members
44,900
Latest member
Nell636132

Latest Threads

Top