Xilinx ISE Webpack problem

U

u_stadler

hi

i donwloaded the new ise 8.1 version (i was working with 7.1 before)
and started a new project. wen i generated a new source file i get the
message :

ProjectMgmt - "D:/FPGA/Clock_32_MHz.ngr" line 0 duplicate design unit:
'Module|Clock_32_MHz'

Does anyone know what that means?

Thanks
 
Z

Zara

hi

i donwloaded the new ise 8.1 version (i was working with 7.1 before)
and started a new project. wen i generated a new source file i get the
message :

ProjectMgmt - "D:/FPGA/Clock_32_MHz.ngr" line 0 duplicate design unit:
'Module|Clock_32_MHz'

Does anyone know what that means?

Thanks


Just ignore it. I have been ingoring suche messages for 1 month, with
no problems at all. I suppose it is one of this messages that come out
of having little time to test new versions, and will be corrceted on
future SP

Regards,

Zara
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,754
Messages
2,569,521
Members
44,995
Latest member
PinupduzSap

Latest Threads

Top