2 Multiplied clock sync.

Discussion in 'VHDL' started by klior, Jul 31, 2007.

  1. klior

    klior

    Joined:
    Jul 31, 2007
    Messages:
    2
    Hi
    I have got 2 Multiplied External clock (40MHz & 10MHz) that reach my FPGA.
    I assume that they are Synchronize each other.
    The 10MHZ is used as Main Trigger and the 40MHz as the actual trigger (so I need to sample 4 times in the 10MHz period)
    Is anyone had any idea how to implement it in VHDL or Block design?
    If u can recommend about particular article it will be great too.
    Thanks a lot
    Lior
    :hmm2:
     
    klior, Jul 31, 2007
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. abdul_n_khan@hotmail.com
    Replies:
    10
    Views:
    556
    ma740988
    Dec 17, 2005
  2. Yingjie Lan

    sequence multiplied by -1

    Yingjie Lan, Sep 25, 2010, in forum: Python
    Replies:
    2
    Views:
    273
    BartC
    Sep 26, 2010
  3. Thomas Jollans

    Re: sequence multiplied by -1

    Thomas Jollans, Sep 25, 2010, in forum: Python
    Replies:
    45
    Views:
    966
    Albert van der Horst
    Oct 6, 2010
  4. Yingjie Lan

    Re: sequence multiplied by -1

    Yingjie Lan, Sep 25, 2010, in forum: Python
    Replies:
    3
    Views:
    254
    Bruno Desthuilliers
    Oct 3, 2010
  5. Trans
    Replies:
    2
    Views:
    495
    Trans
    Dec 12, 2005
Loading...

Share This Page