FF array, is it a valid way to write it?

[MM]

Hi all,

Is the code below valid (including for synthesis)?


signal clk : std_logic_vector(0 to 3);

PROC:
process (clk)
begin
LP1:
for i in 0 to NUM loop
if clk(i)'event and clk(i)='0' then
queue(i) <= ldata(i);
end if;
end loop;
end process;

Thanks,
/Mikhail

 

[JJ]

No.

You need to create a component model for the ff and then use a for-generate
statement loop that instantiates and connects them together.

 

[Ralf Hildebrandt]

You need to create a component model for the ff and then use a for-generate
statement loop that instantiates and connects them together.

Could anybody tell me, why:


signal clk : std_logic_vector(0 to 3);

gen_gueues : for i in 0 to NUM generate
process (clk)
begin
if clk(i)'event and clk(i)='0' then
queue(i) <= ldata(i);
end if;
end process;
end generate;


is not allowed? This works in Cadence Leapfrog for simulation, but
Synopys Design Analyzer gives an error during synthesis.


Ralf

 

[Kai Harrekilde-Petersen]

Could anybody tell me, why:


signal clk : std_logic_vector(0 to 3);

gen_gueues : for i in 0 to NUM generate
process (clk)
begin
if clk(i)'event and clk(i)='0' then
queue(i) <= ldata(i);
end if;
end process;
end generate;

is not allowed? This works in Cadence Leapfrog for simulation, but
Synopys Design Analyzer gives an error during synthesis.

I guess that Synopsys's Design Compiler don't like the idea of
generating processes. DC is well known to be quite limited in it's
support of VHDL constructs, e.g. only generics of integer type is
allowed, even though naturals should make no difference.

They're coming out with a new frontend based on Presto, but it's still
beta. We got the beta to break in spectacular ways, e.g. replacing an
"i" with a "j" could get a for-loop to work. At that point, we
realized the new frontend wasn't ready for prime time (no [tool] pun
intended).


/Kai