Is this statement legal?

Joined
Jul 6, 2007
Messages
2
Reaction score
0
I'm trying to make a JK flip-flop in VHDL, and I'm trying to make the 'hold' state sequence.

So inside my process I have a statement that roughly says

if j = '1' and k = '1'
then q <= not q

I'm getting a compiler error statement saying "Can not read output q".

I can sort of understand this... it can't assign a value to q at first because q is not defined immediately. However, I have seen this done before.

Is it legal to do this? Is there a better way?
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,770
Messages
2,569,584
Members
45,076
Latest member
OrderKetoBeez

Latest Threads

Top