modelsim, v93, write to file

Discussion in 'VHDL' started by tami, Aug 17, 2006.

  1. tami

    tami Guest

    I'm using this procedure :

    procedure write_file(int1 : in integer;variable output_file : out
    TEXT) is
    variable output_line : LINE;
    begin
    write(output_line,int1);
    writeline(output_file,output_line);
    end;

    with ncsim, v93 everything is fine.
    with modelsim however, I'm getting an error :

    ** Error: generic_lib.vhd(1619): Actual for formal f is not a file.
    (line 1619 is << writeline(output_file,output_line); >> )

    Any idea ?
    please reply to tami.baumer @conexant.com
     
    tami, Aug 17, 2006
    #1
    1. Advertising

  2. tami wrote:

    > ** Error: generic_lib.vhd(1619): Actual for formal f is not a file.
    > (line 1619 is << writeline(output_file,output_line); >> )


    Let's see your code for the file_open.
    Something like.

    file_open(my_file, file_name, write_mode);


    -- Mike Treseler
     
    Mike Treseler, Aug 17, 2006
    #2
    1. Advertising

  3. tami

    tami Guest

    Mike Treseler wrote:
    > tami wrote:
    >
    > > ** Error: generic_lib.vhd(1619): Actual for formal f is not a file.
    > > (line 1619 is << writeline(output_file,output_line); >> )

    >
    > Let's see your code for the file_open.
    > Something like.
    >
    > file_open(my_file, file_name, write_mode);
    >
    >
    > -- Mike Treseler


    Mike
    I'm using the file_open command elsewhere. The procedure mentioned
    above is part of a package (library) called by the main test bench.

    Still, can't compile the package itself.
    Tami
     
    tami, Aug 21, 2006
    #3
  4. tami wrote:

    > Still, can't compile the package itself.


    It compiles for me, but I get:

    ** Warning: [10] /evtfs/home/tres/vhdl/play/write_file.vhd(15):
    (vcom-1135) Subprogram parameter output_file is declared using VHDL 1987
    syntax.

    Either update to -93 syntax or compile with -87.

    -- Mike Treseler
     
    Mike Treseler, Aug 21, 2006
    #4
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Oleg

    wlftg17 modelsim temp file

    Oleg, Apr 5, 2004, in forum: VHDL
    Replies:
    0
    Views:
    634
  2. Oleg
    Replies:
    0
    Views:
    1,197
  3. Replies:
    0
    Views:
    857
  4. Iulian Ilea
    Replies:
    1
    Views:
    326
    pcx99
    Dec 21, 2006
  5. Tim Chase
    Replies:
    0
    Views:
    102
    Tim Chase
    Dec 16, 2013
Loading...

Share This Page