why can not signal be assigned asscess type?

Discussion in 'VHDL' started by risingsunxy@googlemail.com, Mar 23, 2006.

  1. Guest

    why can not signal be assigned asscess type?
    I think the difference between signal and variable is only that the if
    we use signal the speed of simulation would be slower than we use
    variables,because signal needs more memory.
    But why signal can not be assigned access type? I think there should be
    some advantages for that.
    what are they then?: )
    , Mar 23, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Mr. SweatyFinger
    Replies:
    2
    Views:
    1,671
    Smokey Grindel
    Dec 2, 2006
  2. Vijai Kalyan
    Replies:
    4
    Views:
    297
    Jim Langston
    Sep 7, 2005
  3. ww
    Replies:
    4
    Views:
    372
    James Kanze
    Oct 26, 2007
  4. Replies:
    14
    Views:
    795
    Mike Treseler
    Jan 10, 2009
  5. elin05
    Replies:
    7
    Views:
    1,387
    joris
    Jul 21, 2010
Loading...

Share This Page