Forums
New posts
Search forums
Members
Current visitors
Log in
Register
What's new
Search
Search
Search titles only
By:
New posts
Search forums
Menu
Log in
Register
Install the app
Install
Forums
Archive
Archive
VHDL
Delta Delays
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser
.
Reply to thread
Message
[QUOTE="Andy, post: 1957922"] And in most cases, a matter of simulation speed. Fewer processes = faster simulation. Fewer process wake-ups, fewer signals, fewer events. However, most modern simulators merge processes that have the same sensitivity lists, so several clocked processes with same clock (and reset if applicable) will simulate the same as one combined process, except for the fact that they have to communicate with each other via signals, which have more overhead than variables. Andy [/QUOTE]
Verification
Post reply
Forums
Archive
Archive
VHDL
Delta Delays
Top