Forums
New posts
Search forums
Members
Current visitors
Log in
Register
What's new
Search
Search
Search titles only
By:
New posts
Search forums
Menu
Log in
Register
Install the app
Install
Forums
Archive
Archive
VHDL
Extracting type - Not possible or would it be useful in a future standard?
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser
.
Reply to thread
Message
[QUOTE="JimLewis, post: 4132974"] As mentioned in the other posts, subtypes are probably the way to go now. VHDL-2008 adds a new attribute: O'SUBTYPE Kind: Subtype. Prefix: Any prefix O that is appropriate for an object, or an alias thereof. Result: The fully constrained subtype that is the subtype of O, together with constraints defining any index ranges that are determined by application of the rules of 5.3.2.2. (If O is an alias for an object, then the result is determined by the declaration of O, not that of the object.) [/QUOTE]
Verification
Post reply
Forums
Archive
Archive
VHDL
Extracting type - Not possible or would it be useful in a future standard?
Top