Forums
New posts
Search forums
Members
Current visitors
Log in
Register
What's new
Search
Search
Search titles only
By:
New posts
Search forums
Menu
Log in
Register
Install the app
Install
Forums
Archive
Archive
VHDL
String to std_logic_vector
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser
.
Reply to thread
Message
[QUOTE="KJ, post: 3556275"] Well if all you wanted was the ASCII value of the charcters in the string (as it appears from your code that you do) then it's even simpler for i in 1 to 16 loop Some_Slv <= std_logic_vector(to_unsigned(character'pos(Some_String(i)), 8)); end loop; KJ [/QUOTE]
Verification
Post reply
Forums
Archive
Archive
VHDL
String to std_logic_vector
Top
