Forums
New posts
Search forums
Members
Current visitors
Log in
Register
What's new
Search
Search
Search titles only
By:
New posts
Search forums
Menu
Log in
Register
Install the app
Install
Forums
Archive
Archive
VHDL
type casting / conversion again
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser
.
Reply to thread
Message
[QUOTE="Shannon, post: 4145766"] I should mention that I prefer if acc and amplitude were unsigned. This makes the only problem with that line the "+ acc(8)" part. Is there a way to convert std_ulogic to unsigned? Shannon [/QUOTE]
Verification
Post reply
Forums
Archive
Archive
VHDL
type casting / conversion again
Top
