Forums
New posts
Search forums
Members
Current visitors
Log in
Register
What's new
Search
Search
Search titles only
By:
New posts
Search forums
Menu
Log in
Register
Install the app
Install
Forums
Archive
Archive
VHDL
type computation
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser
.
Reply to thread
Message
[QUOTE="Paul, post: 4116816"] I am currently in the process of getting simulink algorithms working Bitwidth is 16bit due to the DSP48 macro. BTW, why are there 18 bits? I would expect 17 for overflow calculation. This is my tb_pkg at this time, the entity is parametrized by this. I only perform some type/width calculation. At this time I have the problem that in the TB's tester fixed points calculations are correct, inside the dut isn't .... Thanks, Olaf [/QUOTE]
Verification
Post reply
Forums
Archive
Archive
VHDL
type computation
Top
