Forums
New posts
Search forums
Members
Current visitors
Log in
Register
What's new
Search
Search
Search titles only
By:
New posts
Search forums
Menu
Log in
Register
Install the app
Install
Forums
Archive
Archive
VHDL
vector align on fixed boundaries
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser
.
Reply to thread
Message
[QUOTE="Olaf, post: 2915124"] function resize ( cool, thanks. Google brought the resize function for signed and unsigned vectors. Does it exist for std_(u)logic_vectors as well or does I have to use a project specific function like this above? Thanks Olaf [/QUOTE]
Verification
Post reply
Forums
Archive
Archive
VHDL
vector align on fixed boundaries
Top
