Hi all
What are the rules to convert variables into signals in a given VHDL RTL description so that the behavior of the circuit remains same?
Please comment
Thanks
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.