Error in variable assignment

Discussion in 'VHDL' started by veenamgp, Sep 20, 2006.

  1. veenamgp

    veenamgp

    Joined:
    Sep 8, 2006
    Messages:
    1
    Likes Received:
    0
    Hi,

    I want to assign a value to variable and then use this value for assigning for a signal. Such as

    c<= (a and b) or (d:= a and b);

    but its giving me an error

    near ":=": expecting: ')'
    near ")": expecting: ';'

    can anyone suggest me the solution.

    Thank you.
     
    veenamgp, Sep 20, 2006
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Nicolas Matringe

    Variable to signal assignment

    Nicolas Matringe, Apr 29, 2005, in forum: VHDL
    Replies:
    2
    Views:
    9,445
    Mike Treseler
    Apr 29, 2005
  2. Marc Missire
    Replies:
    3
    Views:
    4,029
    Marc Missire
    Jul 25, 2005
  3. nagy
    Replies:
    36
    Views:
    1,460
    Terry Reedy
    Jul 20, 2006
  4. Chris
    Replies:
    34
    Views:
    2,400
  5. mfglinux
    Replies:
    11
    Views:
    982
    Roberto Bonvallet
    Sep 12, 2007
  6. David Filmer
    Replies:
    19
    Views:
    529
    Kevin Collins
    May 21, 2004
  7. Derek Basch
    Replies:
    8
    Views:
    291
    Ben Morrow
    Aug 12, 2006
  8. Mark Richards
    Replies:
    3
    Views:
    494
    Tad McClellan
    Nov 18, 2007
Loading...