How can I use IEEE.std_logic_textio.all?

Discussion in 'VHDL' started by obaskirt, Sep 20, 2007.

  1. obaskirt

    obaskirt

    Joined:
    Sep 18, 2007
    Messages:
    2
    In my testbench I want to generate random stimulus. (I accomplished this.)
    Then, I want to write this random stimulus to a vector file.
    Then, I want to read that vector file and assign the generated stimulus to signals or variables.

    I have some problems on textio? Do you know/have any useful textio vhdl code?

    Thanks.
    obaskirt, Sep 20, 2007
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Pedro Claro

    the textio lib and std_logic_textio

    Pedro Claro, Jul 25, 2003, in forum: VHDL
    Replies:
    3
    Views:
    10,596
    Mike Treseler
    Jul 28, 2003
  2. lezah
    Replies:
    2
    Views:
    7,681
    Mike Treseler
    Feb 6, 2004
  3. Magne Munkejord
    Replies:
    1
    Views:
    3,648
    Magne Munkejord
    Aug 23, 2006
  4. Shannon

    std_logic_textio library

    Shannon, Jul 10, 2009, in forum: VHDL
    Replies:
    1
    Views:
    1,381
    JimLewis
    Jul 10, 2009
  5. PeterSShenkin
    Replies:
    1
    Views:
    194
    jl_post@hotmail.com
    Aug 22, 2005
Loading...

Share This Page