Hey guys.
Is there any way to instantiate a component in VHDL without using all defining parameters (ports) ?
For example having a component(clk, rst, data_in, data_out, merry_christmas) but when instancing to use it as component (clk, data_in, merry_christmas).
Thanks for your time.
Is there any way to instantiate a component in VHDL without using all defining parameters (ports) ?
For example having a component(clk, rst, data_in, data_out, merry_christmas) but when instancing to use it as component (clk, data_in, merry_christmas).
Thanks for your time.