Latch problem in FSM

Discussion in 'VHDL' started by engrjet, Mar 12, 2008.

  1. engrjet

    engrjet

    Joined:
    Jan 29, 2008
    Messages:
    4
    Hi
    I'm facing a problem in latching data inside the state of an FSM.
    If I latch it in any of the state and read it out side the process I read it wrongly but if I directly latch it out side the process I read it correctly.
    what may be the reason. what will be the solution for this???

    please reply
    Thank You
    engrjet, Mar 12, 2008
    #1
    1. Advertising

  2. engrjet

    jeppe

    Joined:
    Mar 10, 2008
    Messages:
    348
    Location:
    Denmark
    Try Evita VHDL handbook from Aldec.Com specially chapter 6
    Last edited: Mar 13, 2008
    jeppe, Mar 13, 2008
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. dangerlee

    logical left shifter or latch ??

    dangerlee, May 5, 2004, in forum: VHDL
    Replies:
    4
    Views:
    829
    Egbert Molenkamp
    May 7, 2004
  2. Lee
    Replies:
    3
    Views:
    3,695
  3. Patrick
    Replies:
    5
    Views:
    568
    Thomas Stanka
    May 28, 2004
  4. VHDL Guy
    Replies:
    9
    Views:
    8,806
  5. kushan_2001

    latch problem

    kushan_2001, Jul 13, 2009, in forum: VHDL
    Replies:
    2
    Views:
    476
    jeppe
    Jul 14, 2009
Loading...

Share This Page