Model Simulation

Discussion in 'VHDL' started by swiss student, Jul 29, 2005.

  1. Dear All

    I am not very familiar with Model Sim tool, I have to simulate a
    structural description of a design. I am done with the coding part I
    compiled and luckily there are no errors but Now I want to simulate
    this VHDL code.

    I tried to follow the Help manual available with the model sim help
    option ....I trid to creat a clock as was mentioned in the manual
    --------------force clk 1 50, 0 100 -repeat 100 and then i followed the
    steps as was mentioned in the manual....

    my prob now is that the wave window does not show any clock signal at
    all ...it has though added the clk ,rest ..input output and other
    signal but it shows clock and other signls as U

    so can soem one please tell how can I see the clock wave in the wave
    window r let me know wat is teh mistake i am doing now ,,,,

    thnks in advance for ur help

    Suresh
     
    swiss student, Jul 29, 2005
    #1
    1. Advertising

  2. swiss student

    Andy Peters Guest

    swiss student wrote:
    > Dear All
    >
    > I am not very familiar with Model Sim tool, I have to simulate a
    > structural description of a design. I am done with the coding part I
    > compiled and luckily there are no errors but Now I want to simulate
    > this VHDL code.
    >
    > I tried to follow the Help manual available with the model sim help
    > option ....I trid to creat a clock as was mentioned in the manual
    > --------------force clk 1 50, 0 100 -repeat 100 and then i followed the
    > steps as was mentioned in the manual....
    >
    > my prob now is that the wave window does not show any clock signal at
    > all ...it has though added the clk ,rest ..input output and other
    > signal but it shows clock and other signls as U
    >
    > so can soem one please tell how can I see the clock wave in the wave
    > window r let me know wat is teh mistake i am doing now ,,,,


    You need to learn how to write a real test bench.

    -a
     
    Andy Peters, Jul 29, 2005
    #2
    1. Advertising

  3. swiss student

    Ajeetha Guest

    Ajeetha, Jul 30, 2005
    #3
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Replies:
    0
    Views:
    707
  2. ALuPin

    Simulation Model for SRAM

    ALuPin, Feb 19, 2004, in forum: VHDL
    Replies:
    2
    Views:
    4,762
  3. Hongtu
    Replies:
    3
    Views:
    1,028
    Hongtu
    Oct 8, 2004
  4. Replies:
    1
    Views:
    489
    Andreas Wollschlaeger
    Oct 6, 2006
  5. jasperng
    Replies:
    0
    Views:
    1,314
    jasperng
    Nov 27, 2008
Loading...

Share This Page