pipelining register.....

Discussion in 'VHDL' started by neuro11, Dec 8, 2008.

  1. neuro11

    neuro11

    Joined:
    Dec 8, 2008
    Messages:
    1
    Hi everyone,
    i wonder if u could help me about pipelining register.i want to keep my 32 bit input data into a pipelining register. I have declared a signal for that.Now when i assign my input data to the signal,do i need to assign those inside a process or simply inside the architecture to store it in a pipelined register??

    thank you.
    neuro11, Dec 8, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. koko

    Pipelining in VHDL

    koko, Apr 29, 2004, in forum: VHDL
    Replies:
    2
    Views:
    5,632
    mizocom
    Apr 29, 2004
  2. Peggy
    Replies:
    0
    Views:
    624
    Peggy
    Sep 8, 2004
  3. tulip

    pipelining

    tulip, Nov 5, 2004, in forum: VHDL
    Replies:
    0
    Views:
    618
    tulip
    Nov 5, 2004
  4. Andrea Campi

    Pipelining tutorial wanted

    Andrea Campi, Nov 14, 2004, in forum: VHDL
    Replies:
    9
    Views:
    2,182
    Mike Treseler
    Nov 19, 2004
  5. Divyang M
    Replies:
    3
    Views:
    593
    David Bishop
    Feb 4, 2005
Loading...

Share This Page