Representing signed numbers in VHDL

Discussion in 'VHDL' started by Kingsley Oteng, May 4, 2004.

  1. is their standard way to represent signed numbers in binary? I know there is
    two's complement notation etc etc. but is there a general standard to do
    this in binary notation or do people tend to use two's complement?

    - Kingsley
     
    Kingsley Oteng, May 4, 2004
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Mostafa

    VHDL SIGNED datatype

    Mostafa, Jul 1, 2003, in forum: VHDL
    Replies:
    6
    Views:
    29,156
    hussain.elsaid
    Dec 1, 2008
  2. salman sheikh

    VHDL and signed numbers

    salman sheikh, Dec 17, 2004, in forum: VHDL
    Replies:
    3
    Views:
    14,321
    John LeVieux
    Dec 20, 2004
  3. Dan Nilsen

    Signed Division VHDL/FPGA

    Dan Nilsen, Apr 15, 2005, in forum: VHDL
    Replies:
    2
    Views:
    6,215
    vipinlal
    Mar 17, 2010
  4. Replies:
    2
    Views:
    3,181
    Hubble
    Sep 13, 2005
  5. afd
    Replies:
    1
    Views:
    10,054
    Colin Paul Gloster
    Mar 23, 2007
  6. kyrpa83
    Replies:
    1
    Views:
    825
    kyrpa83
    Oct 17, 2007
  7. blackpadme
    Replies:
    4
    Views:
    1,448
    rickman
    Sep 7, 2008
  8. Rob1bureau
    Replies:
    1
    Views:
    988
    joris
    Feb 27, 2010
Loading...