Representing signed numbers in VHDL

K

Kingsley Oteng

is their standard way to represent signed numbers in binary? I know there is
two's complement notation etc etc. but is there a general standard to do
this in binary notation or do people tend to use two's complement?

- Kingsley
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,733
Messages
2,569,440
Members
44,830
Latest member
ZADIva7383

Latest Threads

Top