VHDL

Joined
Nov 15, 2014
Messages
1
Reaction score
0
What are the situations that can cause unwanted latches in combinational digital system designs?
 
Joined
Apr 11, 2014
Messages
3
Reaction score
0
Look at this Link:https://www.doulos.com/knowhow/vhdl_designers_guide/tips/avoid_synthesizing_unwanted_latches/
There are many other articles on this subject. My problem with this has been if statements that do not have a final else to cover the possible other condition not covered by the preceding parts of the statement. I have found that preceding the if statement with a default condition as suggested in the linked article solves this problem (I still use a final else).
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,733
Messages
2,569,440
Members
44,832
Latest member
GlennSmall

Latest Threads

Top